

# Creating/Using Custom IP Cores

By Jason Agron

## Basic Outline:

This document describes how to create and add a custom IP core to the On-Chip Peripheral Bus (OPB) within EDK/XPS. The custom IP core that we will generate is a very simple device consisting of a single control register and 4 general-purpose registers.

The basic steps in creating a custom IP core are:


- 1) Start the “Create/Import Peripheral Wizard”.
- 2) Select a name for the IP core.
- 3) Select the bus interface of the IP core.
  - a. PLB, OPB, or FSL interface.
- 4) Select the basic services (if any) to be added to the IP core.
- 5) Select which extra bus interface signals (if any) to be added to the IP core.
- 6) Select which language to use when generating the IP core.
  - a. VHDL or Verilog.

The basic steps in adding a custom IP core to an existing system are.


- 1) Go to the “IP Catalog” Tab and expand the options for “Project Repository”.
- 2) Right-click on the IP core of interest and select “Add IP”.
- 3) Go to the “Bus Interface” view of “System Assembly View” and connect the IP core to the proper bus.
- 4) Go to the “Address” view of the “System Assembly View” and set the address space for the IP core.

## Detailed Steps:


The first step in creating a custom IP core is to start up the “Create/Import Peripheral Wizard”. This can be done by first clicking on “Hardware” at the top-level menu of XPS and then selecting “Create or Import Peripheral”.



Now, the “Create/Import Peripheral Wizard” will launch, click “Next” to continue.




Now, the wizard gives you a choice to either create a new peripheral or import an existing one. We will be creating our own custom peripheral from scratch so select “Create Templates For New Peripheral” and click “OK”.




The wizard should now show a prompt asking you where you would like to store your custom peripheral. XPS allows you to store peripherals in a project repository (a library

of peripherals) or it can store peripherals within the XPS project itself. We will choose the option to store the peripheral within the XPS project as shown in the next figure.




After selecting “OK”, the wizard will prompt you for the name and version number of the new peripheral. The name must not have any spaces and must be in all lower case letters. The version numbers should be left at their default. The purpose of version numbers is to allow multiple versions of an IP core to exist in different forms.



The next step in the process is to select which type of bus interface (often called IPIF – meaning IP Interface) the IP core will use. In the case of MicroBlaze based systems, the

main system bus in the On-Chip Peripheral Bus, or OPB, so we will use an OPB IPIF attachment as shown in the following figure.




The next wizard screen allows one to choose which of the optional IPIF services to include within the interface for the new peripheral. The IPIF is a parameterizable interface that helps to simplify interactions with the bus. Some of the commonly used options for the OPB IPIF include:


- The ability to perform burst transactions.
- Built-in FIFO logic.
- Automatic address decode support.
- Reset and MIR (hardware version #) registers.
- Built-in interrupt support.
- Built-in support for software-accessible registers.

In our IP core, we will only use the support for the Reset and MIR as well as the User Logic SW register support. Select these two options (and de-select all others) and click “Next” as shown in the following figure. The IP core that we generate will be organized in the following fashion:


- A top-level file named `opb_customcore.vhd` that connects:
  - The `OPB_IPIF`.
    - The bus interface wrapper.
  - The `user_logic` file.
    - Contains the actual “logic” of the IP core.
    - Can be in VHDL or Verilog.




By selecting “User Logic SW Register Support” in the previous wizard window we have enabled the automatic placement of registers within our user logic. Now we must configure the size and number of registers in our IP core. For our use, choose 4, 32-bit wide registers and disable posted write behavior as shown below.




The next wizard slide allows us to add extra bus signals to our IP core to allow the IP core to use extended features of the bus. In this lab we will not be using any advanced features of the bus, so we will just click “Next” and not modify any of the signals.




The next wizard slide allows one to choose to generate a BFM (Bus Functional Model) simulation for the new IP core. The BFM is a high-level simulation model (or testbench) used to test entire bus-based systems. We will not use a BFM simulation model in this lab, so we can de-select the option and click “Next”.



The next wizard slide allows one to choose implementation options for the IP core such as generating a separate synthesis project and choosing which language to generate the IP core in. The default values for this slide generate the IP core in VHDL and generate a synthesis project as well as template driver files for the IP core. We will use the defaults and click “Next”.



Now, we have finished setting up the IP core template. The next wizard slide allows one to complete the generation of the IP core, which will automatically add the IP core to the “Project Repository” under the “IP Catalog” tab by clicking on “Finish”.



The next step is to add this new IP core to an EDK system. First, go to the “IP Catalog” tab, and then expand the options for “Project Repository”. You should now see the newly generated IP core in the list. Right-click on it and select “Add IP” to add the core to the system.



The next step in the process is to connect the IP core to the system bus. Go to “System Assembly View” in the top-right quadrant of XPS and select “Bus Interface” view. The newly added IP core can be connected to the bus by setting its bus interface connection by clicking on the hollow green circle. This will make the circle solid which means that the bus connection has been made.



Now the IP core has been connected to the bus, but we still need to set its address space. To do this, first go to the “System Assembly View” and choose the “Addresses” view. Next, we will lock the address ranges of all the other system peripherals except for the newly added IP core.

Filters										
<input type="radio"/> Bus Interface <input type="radio"/> Ports <input checked="" type="radio"/> Addresses <input type="button" value="Generate Addresses"/>										
Name	Address	Base Address	High Address	Size	Lock	Bus Connection	IP Type	IP Version	Instance	
				U	<input type="checkbox"/>				mb_opb	
SLMB	0x00000000	0x00003fff	0x00003fff	16K	<input checked="" type="checkbox"/>	dlmb			dlmb_cntlr	
SLMB	0x00000000	0x00003fff	0x00003fff	16K	<input checked="" type="checkbox"/>	ilmb			ilmb_cntlr	
SOPB				U	<input type="checkbox"/>	mb_opb			opb_customcore_0	
SOPB	0x40000000	0x4000ffff	0x4000ffff	64K	<input checked="" type="checkbox"/>	mb_opb			LEDs_4Bit	
SOPB	0x40020000	0x4002ffff	0x4002ffff	64K	<input checked="" type="checkbox"/>	mb_opb			DIPSWs_4Bit	
SOPB	0x40040000	0x4004ffff	0x4004ffff	64K	<input checked="" type="checkbox"/>	mb_opb			PushButtons_5Bit	
SOPB	0x40600000	0x4060ffff	0x4060ffff	64K	<input checked="" type="checkbox"/>	mb_opb			RS232_Uart_1	
SOPB	0x41400000	0x4140ffff	0x4140ffff	64K	<input checked="" type="checkbox"/>	mb_opb			debug_module	

Now, we can safely click on the “Generate Addresses” button without changing the addresses of any of our other peripherals. By doing this, the XPS tool automatically assigns the newly added IP core an address range by looking at its parameters specified in the core’s .mpd file. Make sure to remember and/or write down the address range of the

new IP core because this value will be needed when we write software to interact with the IP core.

Name	Address	Base Address	High Address	Size	Loc	Generate Addresses	IP Typ	IP Version	Instance
				U					mb_opb
SLMB	0x00000000	0x00003fff	16K	<input checked="" type="checkbox"/>	dldb				dldb_cntlr
SLMB	0x00000000	0x00003fff	16K	<input checked="" type="checkbox"/>	ilmb				ilmb_cntlr
SOPB	0x40000000	0x4000ffff	64K	<input checked="" type="checkbox"/>	mb_opb				LEDs_4Bit
SOPB	0x40020000	0x4002ffff	64K	<input checked="" type="checkbox"/>	mb_opb				DIPSWs_4Bit
SOPB	0x40040000	0x4004ffff	64K	<input checked="" type="checkbox"/>	mb_opb				PushButtons_5Bit
SOPB	0x40600000	0x4060ffff	64K	<input checked="" type="checkbox"/>	mb_opb				RS232_Uart_1
SOPB	0x41400000	0x4140ffff	64K	<input checked="" type="checkbox"/>	mb_opb				debug_module
SOPB	0x77000000	0x7700ffff	64K	<input type="checkbox"/>	mb_opb				opb_customcore_0

Now, the IP core has been fully connected to the system bus. Re-build the hardware platform (by selecting “Update Bitstream”). The next step is to create a new software application that will interact with the IP core. Here are some much-needed facts about the IP core’s functionality:

- The IP core has 4 SW-accessible general-purpose (GP) registers.
  - Reg0 = base + 0x0.
  - Reg1 = base + 0x4.
  - Reg2 = base + 0x8.
  - Reg3 = base + 0xC.
  - These registers are readable/writable.
- The IP core has a write-only reset register.
  - Located at base + 0x100.
  - Writing the code “0x0000000A” to the reset register will automatically set all of the GP registers to 0.

The software “driver” that you will create must do the following:

- a. Reset all of the GP registers using the “Reset Command”.
- b. Infinite Loop:
  - i. Write values into each GP register.
  - ii. Display values in each GP register via STDOUT.
  - iii. Send “Reset Command” to IP core.
  - iv. Display values in each GP register via STDOUT.

Additionally the code to reset the IP core and the code to write and read GP registers **MUST** be encapsulated within functions!!!! This will enhance both the readability and maintainability of your code.